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Abstract—The power density and, consequently, power hun-
griness of server processors is growing by the day. Traditional
air cooling systems fail to cope with such high heat densities,
whereas single-phase liquid-cooling still requires high mass flow-
rate, high pumping power, and large facility size. On the contrary,
in a micro-scale gravity-driven thermosyphon attached on top
of a processor, the refrigerant, absorbing the heat, turns into
a two-phase mixture. The vapor-liquid mixture exchanges heat
with a coolant at the condenser side, turns back to liquid
state, and descends thanks to gravity, eliminating the need for
pumping power. However, similar to other cooling technologies,
thermosyphon efficiency can considerably vary with respect to
workload performance requirements and thermal profile, in
addition to the platform features, such as packaging and die
floorplan. In this work, we first address the workload- and
platform-aware design of a two-phase thermosyphon. Then, we
propose a thermal-aware workload mapping strategy considering
the potential and limitations of a two-phase thermosyphon to
further minimize hot spots and spatial thermal gradients. Our
experiments, performed on an 8-core Intel Xeon E5 CPU reveal,
on average, up to 10 C reduction in thermal hot spots, and 45%
reduction in the maximum spatial thermal gradient on the die.
Moreover, our design and mapping strategy are able to decrease
the chiller cooling power at least by 45%.
I. INTRODUCTION
Nowadays, data centers consume more than 2% of the
global energy consumption [1] with cooling energy accounting
for about 30% of the share [2], [3]. Power Usage Effectiveness
(PUE), defined as the ratio of total facility energy to IT
equipment energy, indicates how efficient a data center is.
While PUE improved from 2.5 in 2007 to 1.65 in 2013 [4],
not major improvements have been recently reported. This is
mainly due to inefficiency of air-cooling systems at traditional
cooling facilities. A recent study by Cisco shows that through
a set of modifications in all its facilities, a PUE drop from
1.48 to 1.36 would save US$2 million/year [5].
Liquid-cooling systems are expected to allow further im-
provement in PUE. In particular, the framework developed by
[6] shows that Direct Contact Liquid Cooling (DCLC) systems
can reduce the PUE down to 1.17. In addition, inter-layer
liquid cooling in 3D stacked processors [7] is claimed to be
very efficient in hot spot reduction. Nonetheless, inter-layer
liquid cooling requires major changes in processor design and
fabrication, making their solution costly.
One of the most recent technologies proposed for efficiently
cooling servers is a micro-scale gravity-driven two-phase ther-
mosyphon [8]. Since a thermosyphon is placed on top of the
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processor package, in contrast to inter-layer cooling, it does
not require any changes in design and fabrication of existing
processors. The thermosyphon designed and manufactured
in [8] achieves a PUE of 1.05. Thus, such a design, if
industrialized in a way that fully exploits all its potential, can
save more money than any other cooling systems.
Apart from mechanical hardware design and manufactur-
ing challenges [8], platform- and workload-awareness play
a significant role in thermosyphon efficiency for removing
high heat fluxes. This, in return, can enhance performance
metrics of power-hungry servers. Moreover, once designed
and manufactured, a thermosyphon still provides the user with
adjustable parameters to tune its performance according to the
workload requirements. Although similar profound research
[9] is available for more conventional cooling technologies,
two-phase micro-scale thermosyphons have not been studied
yet. Hence, in this work, after profiling the workload per-
formance requirements and measuring power consumption,
we discuss the workload- and platform-aware design of a
thermosyphon for power-hungry processors. Afterwards, we
propose a thermal-aware workload mapping strategy specifi-
cally tailored to the designed thermosyphon to further reduce
thermal hot spots and spatial gradients while meeting the
workload requirements.
The main contributions of our work are as follows:
• we show the efficiency potential and limitations of a two-
phase thermosyphon for power-hungry processors,
• we propose a workload- and platform-aware design and
adaptation of a thermosyphon, together with a thread
mapping policy for multicore enterprise servers when a
two-phase thermosyphon is used,
• We evaluate our design and mapping strategy under
different workloads requirements when compared to the
state of the art. Our experiments show that thermal hot
spots decrease up to 10 C and the maximum spatial
gradients diminish up to 45%,
• Finally, our work reveals at least 45% reduction in the
chiller cooling power consumption, when compared to
state-of-the-art designs and mapping strategies.
II. RELATED WORK
A. Data center cooling methods
Air cooling systems have been vastly employed at different
levels from chips to data centers. At chip level, using fans and
heatsinks [10] is the most popular system due to its design
simplicity. At rack level, server placement in a rack plays an
important role in heat flux [11], whereas at room level airflow
configuration is known as the main design parameter [12].
Nonetheless, air cooling approaches are inefficient espe-
cially when encountering power-hungry servers and Multi-
processor Systems-on-Chip (MPSoCs) [12]. On the contrary,
liquid cooling systems benefit from high heat transfer coeffi-
cient and are capable of removing high heat flux. In particular,
single-phase cooling, in which no phase change occurs, has
been used by IBM [13].
Two-phase cooling is another liquid cooling method in
which liquid-vapor phase change occurs. The use of two-
phase cooling, rather than single-phase liquid-based cooling
systems, is strongly motivated due to their reduced mass flow-
rates, lower pumping power, and smaller facility size [14],
while providing higher heat transfer coefficients and more
uniform temperature profiles [12]. Previous thermosyphon pro-
totypes such as [15], however, had a very large footprint area
(1m ⇥ 1m) making them impractical in commercial servers.
Nonetheless, recent work by [16] and [8] led to the design
of micro-scale thermosyphons which can be placed directly
on top of a CPU. Such a design, hence, necessitates careful
evaluation of thermosyphon as a promising cooling device for
different types of servers, which has not been performed so
far in the literature.
B. Workload-Aware Thermal Management
Workload-aware thermal management for servers and data
centers is quite rich and wide in literature. In particular, a
thermal-aware job placement strategy is proposed by [17]
considering the cooling system impact on data center power
consumption. Chan et al. [18] propose a thermal management
framework with respect to fan speed impact on performance
and its energy cost. TheSPoT [19] proposes thermal-aware
workload migration scheme for MPSoCs. Authors in [9] ad-
dress thermal-aware workload balancing policies for MPSoCs.
Finally, authors in [7] address job scheduling in 3D stack
architectures to maximize liquid cooling efficiency.
Despite such rich literature, micro-scale two-phase ther-
mosyphon, which is one of the most promising next-generation
cooling technologies, able to satisfy performance requirements
and thermal constraints, has not been considered so far.
III. GRAVITY-DRIVEN TWO-PHASE THERMOSYPHON
A. Overview
Fig. 1a and 1b show a thermosyphon schematic and refriger-
ant and coolant loops, respectively. A thermosyphon is com-
posed of three major components, namely, micro-condenser,
micro-evaporator, and pipes. The evaporator is located on top
of a heat source (in this work, the heat spreader of a CPU),
and initially contains a refrigerant in liquid state in its micro-
channels. The heat from the CPU increases the evaporator
temperature, and the refrigerant partially evaporates. The two-
phase mixture composed of vapor and liquid ascends towards
the condenser. The heat exchange between the coolant (i.e.,
cold water) and the hot two-phase mixture makes the two-
phase mixture fall through the pipe thanks the gravity.
Considering that the evaporator size scales linearly accord-
ing to the CPU dimension, the most important design-time
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Fig. 1. Thermosyphon prototype proposed by [8].
parameters that drive heat flux removal are the filling ratio
of the refrigerant, and the refrigerant type. Other important
parameters affecting thermosyphon efficiency are the inlet
coolant temperature and its flow rate. These parameters can
be tuned at runtime according to the CPU workload.
B. Motivational Example
Authors in [8] evaluate the thermosyphon efficiency con-
sidering a uniform heat flux over the whole chip. However,
this is not a realistic assumption for current applications and
CPUs, as different workload mappings lead to non-uniform
heat flux, which ultimately cause hot spots and spatial thermal
gradients [20]. Moreover, Seuret et. al. [8] assume that the
heat flux received by the thermosyphon is the total power
generated by the die divided by the surface of the package.
This assumption, however, is too simplistic, as the heat flux
is larger on the package area right above the die, even in the
presence of a heat spreader [20].
In addition, CPU package temperature and die temperature
are reciprocally dependent. In fact, hot spots and spatial ther-
mal gradients on the die are scaled-up of those on the package.
For instance, a thermal hot spot of 46 C and spatial gradient
of 0.5 C/mm on the package, may lead to, respectively, a
hot spot and spatial gradient of 66 C and 6.6 C/mm on the
die, as shown in Fig. 2. In this work, we use 3D-ICE thermal
simulator [20], [21] in order to obtain the die temperature.
As indicated in the figure, it is of great importance to design
a thermosyphon that achieves the most homogeneous thermal
profile with the smallest thermal hot spots on the evaporator
side. More importantly, Fig. 2b demonstrates that despite its
efficiency in removing large heat fluxes, the thermosyphon is
not capable of alleviating thermal gradients on the die without
an adequate thermal-aware workload mapping strategy.
IV. OVERVIEW OF THE SYSTEM AND POWER MODEL
A. Server CPU Architecture and Floorplan
We consider the Xeon E5 v4 platform [23] for our target
workloads. This processor includes an 8-core Broadwell-EP
CPU with dual clock frequency domains (Core and Uncore).
The memory subsystem comprises L1 instruction and data
cache both of 32 KB, a private L2 of 256 KB, and a Last-
Level Cache (LLC) of 25 MB. Fig. 2c shows the die shot of
the Broadwell CPU in 14nm process. The die area is 246 mm2
and two cores are reserved for a deca-core CPU chip design.
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Fig. 2. Die thermal profile vs. package thermal profile when using ther-
mosyphon with non-optimized design and workload mapping strategy.
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B. Workload Configuration and QoS Requirement
We use the PARSEC 3.0 benchmark suite [24] featuring
multithreaded workloads. We evaluate the power consumption
of PARSEC benchmarks as a function of the assigned number
of cores (Nc), threads (Nt), and frequency scaling (f ) that
provide different thermal maps and profiles on the CPU die.
Hence, based on these characteristics, we consider different
configurations per benchmark, i.e., (Nc, Nt, f ).
QoS constraints are defined in terms of the maximum allow-
able degradation in workload execution time. In this work, we
consider a QoS constraint of 1x, 2x, and 3x degradation [25],
w.r.t. a baseline execution through a native 8-core CPU, with
16 threads, at maximum frequency for both core and uncore.
Fig. 3 shows the normalized execution time for different
configurations and workloads considered in this work, with
the QoS constraint set at 2x degradation.
C. Server Processor Power Model
We consider two main contributors to the overall power
consumption of the CPU: 1) the core region composed of
the cores and L1/L2 caches, and 2) uncore components,
which include LLC, memory controller, and IO subsystem.
For power measurements, we use the running average power
limit (RAPL) interface. We also leverage CPUPOWER and
TABLE I
C-STATES POWER CONSUMPTION OF XEON E5 V4 FOR ALL 8 CORES
Latency (s) Power (W)@2.6GHz
Power (W)
@2.9GHz
Power (W)
@3.2GHz
POLL 0 27 32 40
C1 2 14 15 17
C1E 10 9 9 9
LIKWID [26] utilities to set the core and uncore frequency,
respectively.
1) Core Power: Current servers can benefit from different
idle power states (C-states). Our target Intel processor is
equipped with POLL, C1, C3, and C6 states [23]. POLL
state represents the default working state of a core without
any latency to resume execution. A higher C-state level shows
a deeper sleep state with less power consumption but larger
resuming latency. TABLE I shows the power measurements of
the C-states for our target server.
Finally, for each benchmark, the dynamic power consump-
tion is measured as a function of frequency for different con-
figurations. In our case, to satisfy the defined QoS requirement,
we consider three frequency levels: 2.6, 2.9, and 3.2 GHz.
2) Uncore Power: The static and dynamic LLC power
model was extracted by measuring for a 25 MB capacity
which is 2 W in the worst-case. We also empirically measured
the memory controller and IO subsystem power consumption
overhead of an Intel Xeon v4 CPU. This power consumption is
split in two parts: (i) a constant component which accounts for
the static, and (ii) a component proportional to the operating
condition and uncore frequency. The constant part constitutes
a 9 W overhead in all operating points, while the proportional
one provides an 8 W variation from the minimum to maximum
uncore frequency (i.e., 1.2 GHz-2.8 GHz).
V. PROBLEM DESCRIPTION
In this work, we address the design of a thermosyphon
for CPU packages placed within a server and racks based on
the range of workloads. As discussed in Section IV, different
workloads require different computational power for a partic-
ular performance requirement. This power consumption also
varies with the number of threads, cores, and frequency. Since
the total package power consumption ranges from 40.5 W to
79.3 W among all configurations and applications, the goal is:
• design a thermosyphon for the worst-case power con-
sumption and hot spot temperature,
• select the best configuration, i.e., frequency, number of
cores, and number of threads, to satisfy the required QoS
while minimizing power consumption,
• map workloads within a CPU to minimize the number
and magnitude of hot spots,
• set the cooling system parameters including water flow
rate and water temperature such that all thermosyphons
within a rack can operate optimally while the cooling
power is minimized.
A thermosyphon is equipped with a flow-meter and valve
that allows adjusting the coolant flow rate at runtime (as shown
in Fig. 4) to satisfy the thermal constraints. To adjust water
temperature, one water cooling system (chiller) per rack is
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Fig. 5. Package and die temperature for different orientations of thermosyphon
on processor.
used. Therefore, all thermosyphons should work with the same
water temperature. This limitation necessitates careful work-
load allocation to CPUs, as well as thermal-aware workload
mapping on the cores to provide balanced temperature for all
CPU packages.
VI. THERMOSYPHON DESIGN OPTIMIZATION
In this work, we study the thermosyphon design optimiza-
tion aspects from a system-level perspective including the
orientation of inlet-outlet micro-channels on the evaporator,
refrigerant type and its filling ratio, and water inlet temperature
and its flow rate.
A. Thermosyphon Orientation
The thermosyphon orientation influences the position of
evaporator inlet and outlet. Since the CPU die and package
are not symmetric, the thermosyphon orientation also affects
the number of micro-channels at evaporator side (assuming
a constant channel width). Hence, for the same workload,
different hot spots can appear depending on different orienta-
tions. Fig. 5 shows two different designs of the thermosyphon
for our target CPU when all cores are equally loaded. In
the first design, the evaporator inlet and outlet are located,
on the east and the west, respectively, while in the second
design, the evaporator inlet and outlet are located on the north
and the south, respectively. Also, Fig. 5 indicates that, for
a fully utilized CPU, if less frequent hot spots with lower
maximum temperature are required, the first design provides
better results. Moreover, although the die is centered in the
package, it creates larger hot spots on its left, since, as shown
in Fig. 2c, there is a dead area producing no power on the right
side of the die. Consequently, due to the fact that evaporator
inlet is always cooler than its outlet, an eastward flow of the
refrigerant results in more homogeneous thermal profile across
the chip, with smaller hot spots. Therefore, we choose the first
design for the thermosyphon orientation.
B. Refrigerant and Filling Ratio
Refrigerant physical and thermal properties can consid-
erably affect the thermosyphon efficiency in terms of heat
removal. Since the type of refrigerant should be determined
at design time, we consider the maximum workload (i.e.,
the worst case) and the TCASE MAX (85 C), which is the
maximum temperature from the center of the heat spreader,
as the thermal constraint for our design. Once the refrigerant
is known, thermosyphon should be charged at a particular
filling ratio, as this changes the thermosyphons’ efficiency in
heat removal. For our design and target workload, we fill the
thermosyphon with R236fa and a filling ratio of 55%.
C. Water Temperature and Flow Rate
While water temperature can be adjusted even at runtime,
due to large response time, run-time adaptation of such a
parameter may not be practical for workloads with critical
deadlines. Water flow rate, however, can be adjusted dynam-
ically due to its faster response time. The water flow rate
and inlet water temperature affect the amount of electrical
power consumed by the temperature control system. Hence, for
an optimized thermosyphon design, the lowest flow rate and
the highest inlet water temperature for which TCASE remains
below TCASE MAX for the worst case workload, should be
the one to be used. For our design and target workload, we
consider a water flow rate of 7 Kg/h at 30 C.
VII. QOS-AWARE CONFIGURATION SELECTION AND
THERMAL-AWARE WORKLOAD MAPPING
When meeting the QoS constraint requires the use of all
CPU cores, there is no choice left for the workload scheduler
to optimize average and maximum temperature. However,
as shown in Section IV, depending on the application type
and the user-defined QoS requirement, fewer cores than the
maximum number of CPU cores (Nc,cpu) can be used to
achieve larger power savings. Thus, when the number of
required cores (Nc) is less than Nc,cpu, workload threads
can be mapped optimally onto the cores to minimize average
temperature and/or number and values of hot spots according
to the thermosyphon behavior.
Fig. 6a-c shows three completely different workload map-
pings using four cores of an 8-core processor. In particular,
we consider two different scenarios. In the first scenario, we
assume that all idle cores are set to POLL state, while in
the second scenario, we consider C1 state. Fig. 6d shows the
corresponding hot spot, the maximum spatial gradient, and
average temperature of the die for these mappings.
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Fig. 6. Die thermal profile vs. package thermal profile when using ther-
mosyphon with non-optimized design and workload mapping strategy.
When the CPU is in POLL state, the static power of idle
cores is comparable to the dynamic power consumption of
active ones. In this case, scenario #2, which is a conventional
thermal-aware workload balancing strategy (i.e., loading the
CPU with the same workload starting from the corners),
results in lower hot spots and average die temperature than the
other two scenarios. While scenario #3 leads to the highest
hot spot and average temperature, scenario #1 attains higher
temperature but close to that of scenario #2. The reason lies
in the fact that high power density between the active cores,
does not let the cores exchange heat properly.
When deeper C-states, such as C1, are used, scenario #1
is a better choice since there is not more than one hot spot
(active core) on the same horizontal line. Therefore, evaporator
micro-channels are more efficient in removing heat from the
chip. Nonetheless, this is not the case when idle cores are set
at POLL state, because idle cores still consume large amount
of static power. Therefore, depending on the C-states used for
idle cores (determined by the maximum latency tolerable for
the application) different optimal mappings can be attained to
alleviate thermal hot spots. The same discussion is also valid
when 5 cores are used. Nonetheless, when using more than
5 cores, a more straightforward approach should be adopted.
In this case, threads should be mapped to the cores starting
from the corners, then mapped to the rest recalling that always
fewer active cores on the same horizontal line are desirable.
Following the discussion above, an optimal mapping that
minimizes the number and magnitude of hot spots can be
obtained for each particular configuration (number of cores
to be used). Algorithm 1 presents the proposed configuration
selection and workload mapping. We consider a set of appli-
cations A whose threads should be mapped to the multicore
CPU with Nc,cpu cores. Each application requires a minimum
QoS qi and can tolerate up to di seconds delay for idle
cores on the CPU. The goal is to find the number of cores
(Nc), threads per core (Nt), and frequency (f ) for which the
power consumption is minimized and qi is satisfied. The power
consumption and the QoS resulting from each configuration
j are known and stored in Pi and Qi vectors, respectively,
by P(N jc , Nkt , f l) and Q(N jc , Nkt , f l) obtained from profiling
the application. We sort Pi in an ascending order and we
Algorithm 1: Configuration selection and thread mapping
Input : A = {A1, . . . , An}, D = {d1, . . . , dn}, Nc,cpu,
Nc = {1, . . . , Nc,cpu}, Nt = {1, 2},
f = {fmin, . . . , fmax},
S = {score, sllc, suncore, smemcnt},
QoS = {q1, . . . , qn}
Output: CPUi
map     Ai@Copt(Nc, Nt, f)
; // Mapping Ai with optimal configuration to
server i
1 forall i 2 A do
2 forall j 2Nc, k 2Nt, l 2 f do
3 Pi  P(N jc ,Nkt ,f l)
4 Qi  Q(N jc , Nkt , f l)
5 Psort  Sortasc(Pi)
6 Copt  Find the first configuration in Psort s.t. Qi > qi
7 Hi  H(P optsort, S)
8 CPUi  Map(Hi, di, Ai@Copt(Nc, Nt, f))
select the first configuration for which Qi is larger than qi.
Finally, knowing the area (S) and the power consumption of
each component, the heat generated by different components is
estimated. Afterwards, based on the delay that each application
can tolerate and the per-component estimated heat flux (Hi),
we follow the mapping strategy discussed earlier to minimize
the value and number of hot spots. Finally, during runtime,
we increase water flow rate only if a thermal emergency (i.e.,
TCASE   TCASE MAX ) occurs and lowering the frequency
violates QoS requirement.
VIII. EXPERIMENTAL RESULTS AND DISCUSSION
We use the simulation framework of [8]. In order to provide
a fair comparison, we compare our thermosyphon design
and thermal-aware workload mapping with the design of [8]
equipped with a configuration selection strategy [27] and two
different workload mapping policies: [9] and [7]. The latter,
is aimed at inter-layer liquid-cooled MPSoCs.
A. Thermal Hot spots and Spatial Gradients
TABLE II shows the thermal hot spots and spatial gradients,
on average, achieved by our proposed approach against the
state of the art, for different QoS requirements. When no QoS
degradation is allowed, all approaches run the workload with
fmax and maximum number of available cores and threads.
Consequently, the improvement in hot spot and spatial gradient
reduction comes only from the thermosyphon design. This
comparison, highlights the importance of a workload-aware
thermosyphon design. In particular, when 2x or 3x degradation
from the reference QoS is allowed, our proposed thermal-
aware workload mapping outperforms that of [9] and further
diminishes thermal hot spots and spatial gradients. The main
improvement is obtained if 3x degradation is allowed, as our
workload mapping strategy is able to map the workload based
on the C-states for idle cores.
The key idea of the workload scheduling policy proposed
by [7] is to map the workload first to the cores closer to
the liquid inlet. However, such a policy is not suitable when
a two-phase thermosyphon is used. Although our discussion
TABLE II
THERMAL HOT SPOT AND SPATIAL GRADIENTS FOR DIFFERENT QOS
REQUIREMENTS
Approach QoS Die Package
✓max r✓max ✓max r✓max
1x 78.3 0.90 52.1 0.24
Proposed 2x 72.2 1.03 49.0 0.24
3x 68.4 1.25 46.3 0.28
1x 83.0 0.95 52.5 0.27
[8]+ [27]+ [9] 2x 79.5 1.33 51.4 0.30
3x 77.8 1.60 49.1 0.36
1x 83.0 0.95 52.5 0.27
[8]+ [27]+ [7] 2x 80.5 1.8 50.4 0.32
3x 79.1 2.3 49.1 0.43
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Fig. 7. Thermal map of the die obtained from a) proposed approach b) state
of the art.
in Section VI-A reveals the importance of inlet and outlet
location w.r.t. the die floorplan, since the die and micro-
channels are separated by means of the package and the heat
spreader, the amount of heat removal at the inlet compared
to the outlet does not motivate mapping the workload starting
from those closer to the inlet. In particular, the 3rd scenario
of Fig. 6 clearly discourages such a mapping strategy. Hence,
[7], on average, provides the worst results.
Finally, Fig. 7 depicts the die thermal map obtained through
our design and workload mapping policy versus state-of-the-
art approaches. This figure shows one sample thermal map
obtained under 2x QoS degradation. While this hot spot is
78.2 C for the state of the art, this work achieves 71.5 C.
B. Cooling Power
To achieve the same hot-spot temperature without our
proposed thermal-aware workload mapping for the same water
flow rate, a water temperature of 20 C is required. Moreover,
the temperature difference between the inlet (Tin,w) and outlet
(Tout,w) water for our approach is 6 C, and 11 C without
our approach, which increases the chiller burden. This implies
that the proposed approach reduces cooling power up to 45%,
assuming that the electrical power (W) required to change the
temperature of L litre water  T K is:
P = V˙ ⇥ ⇢⇥ Cw ⇥ T, (1)
where V˙ is volumetric flow rate (Litre/s), ⇢ represents density
(Kg/Litre), and Cw shows water specific heat (J.Kg 1.K 1).
Moreover, this previous discussion is pessimistic as we
consider that only the chiller is in charge of cooling down
the Tout,w and the outside air temperature cannot be used.
Hence, in real scenarios, the chiller would need to consume
much less power to cool down the water (even close to zero).
IX. CONCLUSION
Our study reveals that micro-scale two-phase cooling is a
promising technology that requires customized design w.r.t. the
workload and processor floorplan. Furthermore, such a design
must be accompanied by adequate thermal-aware workload
mapping strategies which take into account its efficiency
potential and limitations. Overall, our proposed thermosyphon
design and workload mapping strategy showed on average, up
to 10 C reduction in thermal hot spots, and 45% reduction in
the maximum spatial thermal gradient on the die with at least
45% less cooling power consumption for the chiller, compared
to state-of-the-art solutions.
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